

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

DATE MAILED: 07/09/2002

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/132,157	08/11/1998	LEONARD FORBES	303.229US2	8931
7590 07/09/2002 SCHWEGMAN LUNDBERG WOESSNER & KLUTH P O BOX 2938 MINNEAPOLIS, MN 55402			PRENTY, MARK V	
			ART UNIT	PAPER NUMBER
			2822	211

Please find below and/or attached an Office communication concerning this application or proceeding.



Application No.

Applicant(s)

FORBES

Office A	Action 3	Summary	1
----------	----------	---------	---

09/132,157 Art Unit Examiner 2822 **Prenty**

	The MAILING DATE of this communication appears	on the cover sheet with the corres	pondence address			
	for Reply					
THE N	ORTENED STATUTORY PERIOD FOR REPLY IS SET MAILING DATE OF THIS COMMUNICATION. ions of time may be evailable under the provisions of 37 CFR 1.136 (a). In		I(S) FROM after SIX (6) MONTHS from the			
mailing - If the p - If NO p - Failure - Any re	date of this communication. date of this communication. beriod for reply specified above is less than thirty (30) days, a reply within the period for reply is specified above, the maximum statutory period will apply a to reply within the set or extended period for reply will, by statute, cause the ply received by the Office later than three months after the mailing date of the patent term adjustment. See 37 CFR 1.704(b).	ne statutory minimum of thirty (30) days will be and will expire SIX (6) MONTHS from the mailin ne application to become ABANDONED (35 U.S	e considered timely. g date of this communication. i.C. § 133).			
Status	,					
1) 💢	Responsive to communication(s) filed on Jun 11, 2	002	·			
2a) 💢	This action is FINAL . 2b) ☐ This act	ion is non-final.				
3) 🗆	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11; 453 O.G. 213.					
Disposi	tion of Claims		·			
4) 💢	Claim(s) 11, 13, 14, 24-28, 32, and 38-43	is/are	pending in the application.			
4	la) Of the above, claim(s)	is/ar	e withdrawn from consideration.			
5) 🗆	Claim(s)		is/are allowed.			
6) 💢	Claim(s) 11, 13, 14, 24-28, 32, and 38-43		is/are rejected.			
7) 🔲	Claim(s)					
8) 🗆	Claims					
Applica	ition Papers					
9) 🗆	The specification is objected to by the Examiner.					
10)□	The drawing(s) filed on is/are	a) \square accepted or b) \square objecte	ed to by the Examiner.			
	Applicant may not request that any objection to the d					
11)□	The proposed drawing correction filed on	is: a) \square approved	b) \square disapproved by the Examiner.			
	If approved, corrected drawings are required in reply to this Office action.					
12)	The oath or declaration is objected to by the Examiner.					
	under 35 U.S.C. §§ 119 and 120		•			
13)	Acknowledgement is made of a claim for foreign p	riority under 35 U.S.C. § 119(a)	-(d) or (f).			
a) [☐ All b)☐ Some* c)☐ None of:					
	1. Certified copies of the priority documents have					
	2. Certified copies of the priority documents hav					
	 Copies of the certified copies of the priority description application from the International Bure the attached detailed Office action for a list of the 	au (PCT Rule 17.2(a)).	this National Stage			
14)	Acknowledgement is made of a claim for domestic		(e).			
•	☐ The translation of the foreign language provisions					
15) 🗆	Acknowledgement is made of a claim for domestic					
Attachm	-					
1) 🗌 No	otice of References Cited (PTO-892)	4) Interview Summary (PTO-413) Paper	No(s)			
2) No	otice of Draftsperson's Patent Drawing Review (PTO-948)	5) Notice of Informal Patent Application	(PTO-152)			
3) 🗌 lm	formation Disclosure Statement(s) (PTO-1449) Paper No(s).	6) Other:				

This Office Action is in response to the response filed June 11, 2002.

Claims 11, 14, 24, 25, 28, 32, 38, 40 and 41 are rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Selvakumar et al. (United States Patent 5,426,069, already of record).

With respect to independent claim 11, Selvakumar et al. disclose a p-channel metal-oxide-semiconductor (MOS) transistor, comprising (see the entire patent, particularly column 1, line 51, and the Figs. 1-7 disclosure): a silicon substrate; a silicon dioxide (SiO₂) gate oxide, coupled to the substrate; a gate, coupled to the SiO₂ gate oxide; source/drain regions formed in the substrate on opposite sides of the gate; and a Si_{1-x}Ge_x channel region, having a germanium molar fraction x, located underneath the SiO₂ gate oxide and between the source/drain regions, wherein x is less than or equal to 0.6, and wherein the Si_{1-x}Ge_x channel region forms a continuous Si_{1-x}Ge_x/SiO₂ gate oxide interface wherein no germanium oxide is present at the Si_{1-x}Ge_x/SiO₂ gate oxide interface (see Fig. 7, as well as column 4, lines 18-19, and column 5, lines 10-11).

The process difference between Selvakumar et al's transistor and claim 11's transistor is that the former's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO₂ gate oxide is formed, while the latter's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO₂ gate oxide is formed.

This process difference is not determinative of device claim 11's patentability. See MPEP §2113.

Claim 11 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the

alternative, under 35 U.S.C. §103(a) as obvious over Selvakumar et al.

With respect to dependent claim 14, Selvakumar et al's germanium molar fraction is approximately 0.2. See column 3, lines 58-61.

Claim 14 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Selvakumar et al.

With respect to independent claim 24, Selvakumar et al. disclose a p-channel metal-oxide-semiconductor (MOS) transistor formed on a silicon substrate, comprising (see the entire patent, particularly column 1, line 51, and the Figs. 1-7 disclosure): a Si_{1-x}Ge_x channel region, having a germanium molar fraction of x, and formed in the substrate, underneath a silicon dioxide (SiO₂) gate oxide and between a source region and a drain region; wherein x is less than or equal to 0.6, and wherein the Si_{1-x}Ge_x channel region forms a continuous Si_{1-x}Ge_x/SiO₂ gate oxide interface wherein no germanium oxide is present at the Si_{1-x}Ge_x/SiO₂ gate oxide interface (see Fig. 7, as well as column 4, lines 18-19, and column 5, lines 10-11).

The process difference between Selvakumar et al's transistor and claim 24's transistor is that the former's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO₂ gate oxide is formed, while the latter's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO₂ gate oxide is formed.

This process difference is not determinative of device claim 24's patentability. See MPEP §2113.

Claim 24 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Selvakumar et al.

With respect to independent claim 25, Selvakumar et al. disclose a p-channel

metal-oxide-semiconductor (MOS) transistor formed on a silicon substrate, comprising (see the entire patent, particularly column 1, line 51, and the Figs. 1-7 disclosure): a Si_{1-x}Ge_x channel region, having a germanium molar fraction of x, and formed in the substrate, underneath a silicon dioxide (SiO₂) gate oxide and between a source region and a drain region; wherein x is less than or equal to 0.6, and wherein the Si_{1-x}Ge_x channel region forms a continuous Si_{1-x}Ge_x/SiO₂ gate oxide interface wherein no germanium oxide is present at the Si_{1-x}Ge_x/SiO₂ gate oxide interface (see Fig. 7, as well as column 4, lines 18-19, and column 5, lines 10-11); and wherein the Si_{1-x}Ge_x channel region is formed from ion implanting germanium (Ge) into the substrate at a dose of approximately 2 X 10¹⁶ atoms/cm², and wherein Ge is implanted at an energy of approximately 20 to 100 keV.

The process difference between Selvakumar et al's transistor and claim 25's transistor is that the former's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO₂ gate oxide is formed, while the latter's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO₂ gate oxide is formed.

This process difference is not determinative of device claim 25's patentability. See MPEP §2113.

Claim 25 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Selvakumar et al.

With respect to independent claim 28, Selvakumar et al. disclose a p-channel metal-oxide-semiconductor (MOS) transistor formed on a silicon substrate, comprising (see the entire patent, particularly column 1, line 51, and the Figs. 1-7 disclosure): a

 $Si_{1-x}Ge_x$ channel region, having a germanium molar fraction of 0.2, and formed in the substrate, underneath a silicon dioxide (SiO₂) gate oxide and between a source region and a drain region; wherein the $Si_{1-x}Ge_x$ channel region forms a continuous $Si_{1-x}Ge_x/SiO_2$ gate oxide interface wherein no germanium oxide is present at the $Si_{1-x}Ge_x/SiO_2$ gate oxide interface (see Fig. 7, as well as column 4, lines 18-19, and column 5, lines 10-11).

The process difference between Selvakumar et al's transistor and claim 28's transistor is that the former's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO₂ gate oxide is formed, while the latter's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO₂ gate oxide is formed.

This process difference is not determinative of device claim 28's patentability. See MPEP §2113.

Claim 28 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Selvakumar et al.

With respect to dependent device claim 32, the process recited therein is not determinative of its patentability. Again, see MPEP §2113.

Claim 32 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Selvakumar et al.

With respect to independent claim 38, Selvakumar et al. disclose a semiconductor transistor, comprising (see the entire patent, particularly col. 1, line 51, and the Figs. 1-7 disclosure): a silicon substrate; a silicon dioxide (SiO₂) gate oxide, coupled to the substrate; a gate, coupled to the SiO₂ gate oxide; source/drain regions

formed in the substrate on opposite sides of the gate; and a Si_{1-x}Ge_x channel region, having a germanium molar fraction of x, located underneath the SiO₂ gate oxide and between the source/drain regions, wherein x is less than or equal to 0.6, and wherein the Si_{1-x}Ge_x channel region forms a continuous Si_{1-x}Ge_x/SiO₂ gate oxide interface wherein no germanium oxide is present at the Si_{1-x}Ge_x/SiO₂ gate oxide interface (see Fig. 7, as well as column 4, lines 18-19, and col. 5, lines 10-11).

The process difference between Selvakumar et al's transistor and claim 38's transistor is that the former's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO₂ gate oxide is formed, while the latter's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO₂ gate oxide is formed.

This process difference is not determinative of device claim 38's patentability. See MPEP §2113.

Claim 38 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Selvakumar et al.

With respect to independent claim 40, Selvakumar et al. disclose a semiconductor transistor formed on a silicon substrate, comprising (see the entire patent, particularly column 1, line 51, and the Figs. 1-7 disclosure): a Si_{1-x}Ge_x channel region, having a germanium molar fraction of 0.2 formed in the substrate, underneath a silicon dioxide (SiO₂) gate oxide and between a source region and a drain region; wherein the Si_{1-x}Ge_x channel region forms a continuous Si_{1-x}Ge_x/SiO₂ gate oxide interface wherein no germanium oxide is present at the Si_{1-x}Ge_x/SiO₂ gate oxide interface (see Fig. 7, as well as column 4, lines 18-19, and col. 5, lines 10-11).

The process difference between Selvakumar et al's transistor and claim 40's transistor is that the former's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO₂ gate oxide is formed, while the latter's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO₂ gate oxide is formed.

This process difference is not determinative of device claim 40's patentability. See MPEP §2113.

Claim 40 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Selvakumar et al.

With respect to independent claim 41, Selvakumar et al. disclose a semiconductor transistor formed on a silicon substrate, comprising (see the entire patent, particularly column 1, line 51, and the Figs. 1-7 disclosure): a Si_{1-x}Ge_x channel region, having a germanium molar fraction of x, and formed in the substrate, underneath a silicon dioxide (SiO₂) gate oxide and between a source region and a drain region; wherein x is less than or equal to 0.6, and wherein the Si_{1-x}Ge_x channel region forms a continuous Si_{1-x}Ge_x/SiO₂ gate oxide interface wherein no germanium oxide is present at the Si_{1-x}Ge_x/SiO₂ gate oxide interface (see Fig. 7, as well as column 4, lines 18-19, and column 5, lines 10-11); and wherein the Si_{1-x}Ge_x channel region is formed from ion implanting germanium (Ge) into the substrate at a dose of approximately 2 X 10¹⁶ atoms/cm², and wherein the Ge is implanted at an energy of approximately 20 to 100 keV.

The process difference between Selvakumar et al's transistor and claim 41's transistor is that the former's SiGe channel region is formed by implanting germanium

into the silicon substrate before the SiO₂ gate oxide is formed, while the latter's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO₂ gate oxide is formed.

This process difference is not determinative of device claim 41's patentability. See MPEP §2113.

Claim 41 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Selvakumar et al.

Claims 13, 26, 27, 39, 42 and 43 are rejected under 35 U.S.C. §103(a) as being unpatentable over Selvakumar et al. (United States Patent 5,426,069, already of record) together with Crabbe' et al. (United States Patent 5,821,577, already of record).

Specifically, the structural difference between Selvakumar et al's transistor (see the entire patent, particularly column 1, line 51, and the Figs. 1-7 disclosure) and the transistor recited in dependent claims 13, 26, 27, 39, 42 and 43 is the former's SiGe channel thickness is unknown, while the latter's SiGe channel thickness is "approximately 100 to 1,000 angstroms" (claims 13, 26, 39 and 42) or "approximately 300 angstroms" (claims 27 and 43).

Crabbe' et al. disclose forming SiGe channels 100 to 500 angstroms thick (see column 6, lines 17-22).

It would have been obvious to one skilled in this art to make Selvakumar et al's SiGe channel of undisclosed thickness 100 to 500 angstroms thick, as suggested by Crabbe' et al.

Claims 13, 26, 27, 39, 42 and 43 are thus rejected under 35 U.S.C. §103(a) as being unpatentable over Selvakumar et al. together with Crabbe' et al.

Claims 11, 14, 24, 25, 28, 32, 38, 40 and 41 are rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Nakagawa (United States Patent 5,272,365, already of record).

With respect to independent claim 11, Nakagawa discloses a p-channel metal-oxide-semiconductor (MOS) transistor, comprising (see the entire patent, particularly the Fig. 3 disclosure): a silicon substrate 12; a silicon dioxide (SiO₂) gate oxide "34" (such should be 18, as per Figs. 1-2), coupled to the substrate; a gate 22, coupled to the SiO₂ gate oxide; source/drain regions 14/16 formed in the substrate on opposite sides of the gate; and a Si_{1-x}Ge_x channel region 42, having a germanium molar fraction x, located underneath the SiO₂ gate oxide and between the source/drain regions, wherein x is less than or equal to 0.6, and wherein the Si_{1-x}Ge_x channel region forms a continuous Si_{1-x}Ge_x/SiO₂ gate oxide interface wherein no germanium oxide is present at the Si_{1-x}Ge_x/SiO₂ gate oxide interface.

The process difference between Nakagawa's transistor and claim 11's transistor is that the former's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO₂ gate oxide 18 is formed, while the latter's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO₂ gate oxide is formed.

This process difference is not determinative of device claim 11's patentability. See MPEP §2113.

Claim 11 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Nakagawa.

With respect to dependent claim 14, Nakagawa's germanium molar fraction is

approximately 0.2. See column 3, lines 21-25.

Claim 14 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Nakagawa.

With respect to independent claim 24, Nakagawa discloses a p-channel metal-oxide-semiconductor (MOS) transistor formed on a silicon substrate, comprising (see the entire patent, particularly the Fig. 3 disclosure): a Si_{1-x}Ge_x channel region 42, having a germanium molar fraction of x, and formed in the substrate 12, underneath a silicon dioxide (SiO₂) gate oxide "34" (such should be 18, as per Figs. 1-2) and between a source region 14 and a drain region 16; wherein x is less than or equal to 0.6, and wherein the Si_{1-x}Ge_x channel region forms a continuous Si_{1-x}Ge_x/SiO₂ gate oxide interface wherein no germanium oxide is present at the Si_{1-x}Ge_x/SiO₂ gate oxide interface.

The process difference between Nakagawa's transistor and claim 24's transistor is that the former's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO₂ gate oxide 18 is formed, while the latter's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO₂ gate oxide is formed.

This process difference is not determinative of device claim 24's patentability. See MPEP §2113.

Claim 24 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Nakagawa.

With respect to independent claim 25, Nakagawa discloses a p-channel metal-oxide-semiconductor (MOS) transistor formed on a silicon substrate, comprising (see the entire patent, particularly the Fig. 3 disclosure): a Si_{1-x}Ge_x channel region 42,

having a germanium molar fraction of x, and formed in the substrate 12, underneath a silicon dioxide (SiO₂) gate oxide "34" (such should be 18, as per Figs. 1-2) and between a source region 14 and a drain region 16; wherein x is less than or equal to 0.6, and wherein the Si_{1-x}Ge_x channel region forms a continuous Si_{1-x}Ge_x/SiO₂ gate oxide interface wherein no germanium oxide is present at the Si_{1-x}Ge_x/SiO₂ gate oxide interface; and wherein the Si_{1-x}Ge_x channel region is formed from ion implanting germanium (Ge) into the substrate.

There are two process differences between Nakagawa's transistor and claim 25's transistor. First, Nakagawa's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO₂ gate oxide is formed, while claim 25's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO₂ gate oxide is formed. Furthermore, claim 25 recites a particular implantation dose and energy (Nakagawa is silent in this regard).

These process differences are not determinative of device claim 25's patentability. See MPEP §2113.

Claim 25 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Nakagawa.

With respect to independent claim 28, Nakagawa discloses a p-channel metal-oxide-semiconductor (MOS) transistor formed on a silicon substrate, comprising (see the entire patent, particularly the Fig. 3 disclosure): a Si_{1-x}Ge_x channel region 42, having a germanium molar fraction of 0.2, and formed in the substrate 12, underneath a silicon dioxide (SiO₂) gate oxide "34" (such should be 18, as per Figs. 1-2) and between a source region 14 and a drain region 16; wherein the Si_{1-x}Ge_x channel

region forms a continuous Si_{1-x}Ge_x/SiO₂ gate oxide interface wherein no germanium oxide is present at the Si_{1-x}Ge_x/SiO₂ gate oxide interface.

The process difference between Nakagawa's transistor and claim 28's transistor is that the former's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO₂ gate oxide is formed, while the latter's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO₂ gate oxide is formed.

This process difference is not determinative of device claim 28's patentability. See MPEP §2113.

Claim 28 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Nakagawa.

With respect to dependent device claim 32, the process recited therein is not determinative of its patentability. Again, see MPEP §2113.

Claim 32 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Nakagawa.

With respect to independent claim 38, Nakagawa discloses a semiconductor transistor, comprising (see the entire patent, particularly the Fig. 3 disclosure): a silicon substrate 12; a silicon dioxide (SiO₂) gate oxide "34" (such should be 18, as per Figs. 1-2), coupled to the substrate 12; a gate 22, coupled to the SiO₂ gate oxide; source/drain regions 14/16 formed in the substrate on opposite sides of the gate; and a Si_{1-x}Ge_x channel region 42, having a germanium molar fraction of x, located underneath the SiO₂ gate oxide and between the source/drain regions, wherein x is less than or equal to 0.6, and wherein the Si_{1-x}Ge_x channel region forms a continuous

 $Si_{1-x}Ge_x/SiO_2$ gate oxide interface wherein no germanium oxide is present at the $Si_{1-x}Ge_x/SiO_2$ gate oxide interface.

The process difference between Nakagawa's transistor and claim 38's transistor is that the former's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO₂ gate oxide is formed, while the latter's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO₂ gate oxide is formed.

This process difference is not determinative of device claim 38's patentability. See MPEP §2113.

Claim 38 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Nakagawa.

With respect to independent claim 40, Nakagawa discloses a semiconductor transistor formed on a silicon substrate, comprising (see the entire patent, particularly the Fig. 3 disclosure): a $Si_{1-x}Ge_x$ channel region 42, having a germanium molar fraction of 0.2 formed in the substrate 12, underneath a silicon dioxide (SiO₂) gate oxide "34" (such should be 18, as per Figs. 1-2) and between a source region 14 and a drain region 16; wherein the $Si_{1-x}Ge_x$ channel region forms a continuous $Si_{1-x}Ge_x/SiO_2$ gate oxide interface wherein no germanium oxide is present at the $Si_{1-x}Ge_x/SiO_2$ gate oxide interface.

The process difference between Nakagawa's transistor and claim 40's transistor is that the former's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO₂ gate oxide is formed, while the latter's SiGe channel region is formed by implanting germanium into the silicon substrate after the

SiO₂ gate oxide is formed.

This process difference is not determinative of device claim 40's patentability. See MPEP §2113.

Claim 40 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Nakagawa.

With respect to independent claim 41, Nakagawa discloses a semiconductor transistor formed on a silicon substrate, comprising (see the entire patent, particularly the Fig. 3 disclosure): a Si_{1-x}Ge_x channel region 42, having a germanium molar fraction of x, and formed in the substrate 12, underneath a silicon dioxide (SiO₂) gate oxide "34" (such should be 18, as per Figs. 1-2) and between a source region 14 and a drain region 16; wherein x is less than or equal to 0.6, and wherein the Si_{1-x}Ge_x channel region forms a continuous Si_{1-x}Ge_x/SiO₂ gate oxide interface wherein no germanium oxide is present at the Si_{1-x}Ge_x/SiO₂ gate oxide interface; and wherein the Si_{1-x}Ge_x channel region is formed from ion implanting germanium (Ge) into the substrate.

There are two process differences between Nakagawa's transistor and claim 41's transistor. First, Nakagawa's SiGe channel region is formed by implanting germanium into the silicon substrate before the SiO₂ gate oxide is formed, while claim 41's SiGe channel region is formed by implanting germanium into the silicon substrate after the SiO₂ gate oxide is formed. Furthermore, claim 41 recites a particular implantation dose and energy (Nakagawa is silent in this regard).

These process differences are not determinative of device claim 41's patentability. See MPEP §2113.

Claim 41 is thus rejected under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Nakagawa.

Claims 13, 26, 27, 39, 42 and 43 are rejected under 35 U.S.C. §103(a) as being unpatentable over Nakagawa (United States Patent 5,272,365, already of record) together with Crabbe' et al. (United States Patent 5,821,577, already of record).

Specifically, the structural difference between Nakagawa's transistor (see the entire patent, particularly the Fig. 3 disclosure) and the transistor recited in dependent claims 13, 26, 27, 39, 42 and 43 is the former's SiGe channel thickness is unknown, while the latter's SiGe channel thickness is "approximately 100 to 1,000 angstroms" (claims 13, 26, 39 and 42) or "approximately 300 angstroms" (claims 27 and 43).

Crabbe' et al. disclose forming SiGe channels 100 to 500 angstroms thick (see column 6, lines 17-22).

It would have been obvious to one skilled in this art to make Nakagawa's SiGe channel 42 of undisclosed thickness 100 to 500 angstroms thick, as suggested by Crabbe' et al.

Claims 13, 26, 27, 39, 42 and 43 are thus rejected under 35 U.S.C. §103(a) as being unpatentable over Nakagawa together with Crabbe' et al.

The applicant's arguments remain unpersuasive for the reasons of record.

Generally speaking, the applicant fails to specifically argue any of the three maintained rejections at all, let alone on a claim-by-claim basis.

First, the applicant fails to specifically argue the rejection of claims 11, 14, 24, 25, 28, 32, 38, 40 and 41 under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Selvakumar et al. at all, let alone on the claim-by-claim basis of the rejection(s).

Furthermore, the applicant fails to specifically argue the rejection of claims 13, 26, 27, 39, 42 and 43 under 35 U.S.C. §103(a) as being unpatentable over Selvakumar et al. together with Crabbe' et al. at all, let alone on the claim-by-claim basis of the rejection.

Furthermore, the applicant fails to specifically argue the rejection of claims 11, 14, 24, 25, 28, 32, 38, 40 and 41 under 35 U.S.C. §102(b) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Nakagawa at all, let alone on the claim-by-claim basis of the rejection(s).

In any event, the applicant's general arguments 1-5 on pages 2-3 of its response remain unpersuasive for the unrebutted reasons of record. Again, as explained in the previous Office Action, the burden has shifted to the applicant (see MPEP §2113), and the applicant has failed to provide any evidence to support its argument. Mere attorney argument cannot take the place of evidence. See *In re DeBlauwe*, 736 F.2d 699, 222 USPQ 191 (Fed. Cir. 1984).

Furthermore, the applicant's last argument in the first full paragraph on page 4 of the response remains unpersuasive for the unrebutted reasons of record. Specifically, the applicant's unsubstantiated allegation: "Applicant respectfully submits that in light of the gate oxidation process used in Selvakumar the references to a 'SiGe channel region' and a SiGe-channel' must be interpreted to either include an intermediate silicon layer or they include germanium oxide," is without merit, because it is contrary to the plain language of Selvakumar (i.e., "...interface between [the] silicon-dioxide [gate oxide layer] and the SiGe channel region" (column 4, lines 18-19) and "...the extremely abrupt interface at SiGe-channel/Silicon dioxide" (col. 5, lines 10-11)), and because the applicant fails to provide any supporting evidence.

Again, mere attorney argument cannot take the place of evidence. See *In re DeBlauwe*, 736 F.2d 699, 222 USPQ 191 (Fed. Cir. 1984).

Furthermore, the applicant's argument: "Because the [Selvakumar et al.] reference does not appear to recognize the negative aspects of germanium oxides, there would be no reason for Selvakumar to refer to the interface at the SiGe channel region any differently," is a non-sequitur. Specifically, the fact that the Selvakumar et al. reference does not disclose or discuss the presence of germanium oxide suggests there is no germanium oxide, which supports, rather than undermines, the rejections based thereon.

Finally, the applicant's allegation: "Additionally, neither [Selvakumar et al. or Nakagawa] citation appears to discuss a continuous interface," is false. Selvakumar et al. discuss a continuous interface at col. 4, lines 18-19, and at col. 5, lines 10-11. Nakagawa discusses a continuous interface at column 5, lines 19-30.

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 C.F.R. §1.136(a).

A SHORTENED STATUTORY PERIOD FOR RESPONSE TO THIS FINAL ACTION IS SET TO EXPIRE THREE MONTHS FROM THE DATE OF THIS ACTION. IN THE EVENT A FIRST RESPONSE IS FILED WITHIN TWO MONTHS OF THE MAILING DATE OF THIS FINAL ACTION AND THE ADVISORY ACTION IS NOT MAILED UNTIL AFTER THE END OF THE THREE-MONTH SHORTENED STATUTORY PERIOD, THEN THE SHORTENED STATUTORY PERIOD WILL EXPIRE ON THE DATE THE ADVISORY ACTION IS MAILED, AND ANY EXTENSION FEE PURSUANT TO 37 C.F.R. §1.136(a) WILL BE CALCULATED FROM THE MAILING DATE OF THE ADVISORY ACTION. IN NO EVENT WILL THE STATUTORY PERIOD FOR RESPONSE EXPIRE LATER THAN SIX MONTHS FROM THE DATE OF THIS FINAL ACTION.

Registered practitioners can telephone examiner Prenty at (703) 308-4939. Any voicemail message left for the examiner must include the name and registration number of the registered practitioner calling, and the application's Serial Number.

Technology Center 2800's general telephone number is (703) 308-0956.

